Ans:a
Digital Circuits: Assignment 4
Related Posts:
Switching Circuits and Logic Design: Week 11: Assignment 11: 1. Which of the following is true for an asynchronous sequential circuit? a. The speed of the circuit depends on the delay of the flip-flo… Read More
Switching Circuits and Logic Design: Week 9: Assignment 9: 1. What kind of register(s) is/are most suitable for serial data communication? a. PIPO b. SISO c. PISO and SIPO d… Read More
INTRODUCTION TO INTERNET OF THINGS: Assignment 0 1. The paging operation of a Bluetooth device is used for: a. Forming a connection between two Bluetooth devices. b. Trying to discover other… Read More
Switching Circuits and Logic Design: Week 12: Assignment 12: 1. Ans: a, b 2. Ans: 80 3. Ans: 3 4. Ans: 14 5. Ans: 3 6. Ans: c 7. Ans: a, c 8. Ans: b 9. Ans: b 10. Ans: a … Read More
Switching Circuits and Logic Design: Week 10: Assignment 10: 1. Ans. c 2. Ans. b 3. Ans. d 4. Ans. 7 5. Ans. a 6. Ans. b 7. Ans. b 8. Ans. 0.244 9. Ans. 65535 10. Ans. 16 … Read More
Some answers are incorrect.
ReplyDeleteand these are the correct answers for that,
QUESTION 1:
Consider a 4-bit adder with inputs A = {A3A2A1A0} and B = { B 3 B 2 B 1 B 0}. For which of the following
input condition no carry-out would be generated. (Assume there is no carry input)
a. A = {1011}, B = {0101}
b. A = {1011}, B = {0001}
c. A = {1011}, B = {0100}
d. A = {1001}, B = {0101}
Correct Answer: a
Detailed Solution:
Carry out would be generated only for first option. Sum = 10000
QUESTION 8:
In a half-subtractor circuit with X and Y as inputs, the Borrow (M) and Difference (N = X - Y) are given by
a) M = XY, N = X xor Y
b) M = X’Y, N = X’ xor Y
c) M = X’Y, N = X xor Y
d) M = X’Y, N = (X xor Y)’
Correct Answer: c
Detailed Solution:
M = X’Y, N = X xor Y
QUESTION 9:
If the output of a digital circuit makes a momentary transition to logic 1, while otherwise the output is
logic 0, it is called a
a) Static-1 Hazard
b) Static-0 Hazard
c) Dynamic Hazard
d) No Hazard
Correct Answer: b
QUESTION 10:
A full adder can be realized using
a) one half adder, two AND gates
b) two half adders, one OR gate
c) two half adders, one AND gate
d) two half adders, two AND gates
Correct Answer: b